Abstract-Image filtering is one of the very useful techniques in image processing and computer vision. It is used to eliminate useless details and noise from an image. In this paper, a hardware implementation of image filtered using 2D Gaussian Filter will be present. The Gaussian filter architecture will be described using a different way to implement convolution module. Thus, multiplication is in the heart of convolution module, for this reason, three different ways to implement multiplication operations will be presented. The first way is done using the standard method. The second way uses Field Programmable Gate Array (FPGA) features Digital Signal Processor (DSP) to ensure and make fast the scalability of the effective FPGA resource and then to speed up calculation. The third way uses real multiplier for more precision and a the maximum uses of FPGA resources. In this paper, we compare the image quality of hardware (VHDL) and software (MATLAB) implementation using the Peak Signal-to-Noise Ratio (PSNR). Also, the FPGA resource usage for different sizes of Gaussian kernel will be presented in order to provide a comparison between fixed-point and floating point implementations.
I. INTRODUCTION
Convolution has been widely used in computer vision and image processing, including object recognition [2] and image matching [3] , However, convolution operation typically requires a significant amount of computing resources [4] . Image filtering is applied as pre-processing to eliminate useless details and noise from an image. It is produced by convolution between an image and 2D Gaussian mask. In the literature, several efficient FPGA implementations of the 2D convolution operation have been proposed [5] - [9] . Hanumantharaju et al. [10] proposed a hardware architecture suitable for FPGA/ASIC implementation of a 2D Gaussian surround function for image processing application which offers a savings of memory. Barbole et al. [11] implemented steerable Gaussian smoothing filters on an FPGA platform based on a VirtexV ML506 using the pipelined approach and DSP which reduces memory requirements. Talbi et al. [5] developed architecture for separable and two-dimensional Gaussian smoothing filters, which was implemented in the VirtexV FPGA platform. They prove that the first approach is significantly faster than the second one. In the same year, Cabello et al. [2] implemented a 2D Gaussian Filter in FPGA using fixed-point arithmetic and floating point arithmetic, they found that increasing the kernel sizes, they reduced the computational costs using floating point arithmetic.
In this paper, a Gaussian filter on an Field Programmable Gate Array (FPGA) platform will be implemented. We will focus in the main bloc which is the convolution module based on the multiplication operation. Thus, the multiplier is in the heart of the proposed design. For this, the standard multiplier will be firstly implemented. Then, in order to accelerate calculus and to minimize resource use, FPGA features will be used which are DSP (Digital Signal Processor) and RAMs. Finally, in order to have more precision in image output, a real multiplier proposed in [13] will be used to implement the entire architecture. It is a new way to do a multiplication between two real numbers. Our application is implemented by two tools such as MATLAB and VHDL, and simulated on the ISE simulator.
The remainder of this paper is as follows. Section 2 introduces the image filtering algorithm. The hardware implementation of image filtering is presented in section 3. In section 4, the hardware optimization of convolution module based on changing the multiplier will be discussed. Experimental results are given in section 5. Finally, a conclusion will be done in section 6.
II. IMAGE FILTERING ALGORITHM
Smoothing filters are widely used in many applications such as object recognition, matching, classification, etc. They are applied as pre-processing for removing useless details and noise [14] . We will focus on image filtering based on Gaussian filter.
A. Gaussian mask
Gaussian filter is one of the most important and widely used filtering algorithms in image processing [5] . Gaussian filter (G) is defined in equation 1.
where G is the Gaussian mask at the location with coordinates x and y, σ is the parameter which defines the standard deviation of the Gaussian. If the value of σ is large, the image smoothing effect will be higher.
B. Convolution operation
In general, smoothing can be effected by convolve the original image I(x,y) of the size h x w with a Gaussian mask G(x,y) as illustrated in equation 2. It is obtained by computing the sum of products among the input image and a smaller Gaussian matrix of the size (3 × 3). A 2D convolution using a 3 × 3 mask and 3 × 3 input image is illustrated in Figure  reffig1 . In this section, the proposed architecture design of the Gaussian filter will be presented. Figure 2 illustrates the block diagram of image filtering. First, the input image and the Gaussian mask are read and saved by MATLAB. Next, These values are converted into a vector in a text file extension *.coe using the MATLAB tool and loaded the text file in block RAM (BRAM). The text file of Gaussian mask and image is stored respectively in BRAM1 and BRAM2. After that, the convolution operation is effected between these pixel values of two BRAM (1 and 2) using VHDL tool and saving the obtain results in another block (BRAM3). Finally, the text file of BRAM3 is converted by MATLAB tool in order to display the results form an image. The next step, we defined each block of diagram in Figure 2 . 
A. Block diagram of image filtering

B. Synchronous architecture hardware of image filtering
1) Gaussian Filter
The convolution of an image with a Gaussian mask Vol. 7, No. 7, 2016 515| P a g e www.ijacsa.thesai.org Then, it is necessary to convert the floating point coefficients to fixed integer point coefficients for hardware implementation of the Gaussian filter. In the convolution process, each mask values has to be multiplied with each element of the image and then divided by a power of 2 [15] , [16] . The approximation of the Gaussian mask is presented by equation below. 2) Block RAM In Xilinx FPGAs, a Block RAM (BRAM) is a dedicated two-port memory that stores up to 36Kb of data. The FPGA contains many of these blocks. Inside of each, small logic block is a configurable lookup table. It is normally used for logic functions, and it can be also reconfigured as a few bits of RAM. Several of them can be combined into a larger RAM which is denoted by a distributed RAM. BRAM is synchronous, this means that the read and write operations from and to the memory are based on the clock input signal. The read and write operations are also dependent on the read/write enable ports. In our case, BRAM2 is used to store the data test image using .coe file which is generated with Matlab tool, and a BRAM1 is used to store the .coe file of Gaussian mask, which are then read by the control module. BRAM3 will save the data filtered.
3) Control module
The control unit is an important step of the proposed synchronous architecture. It allows to generate the address to BRAMs (1 and 2) and transfers the data from each BRAM to the corresponding convolution module for computing the Sum of Products (SoP) between these values, after that the convoluted value is stored in BRAM3. The control module is designed as a Finite State Machine (FSM) simulated in VHDL. Figure 4 illustrates the Finite State Machine (FSM) of the control module.
In the first state, initialization parameter will be affected. Then in state 1, the signal rd-v will be putted to 1 to access both memories. FSM increments the counter MY1 and MY2 when the MX1 and MX2 counter are finished addressing a line of image pixel block (3 by 3) and the same Gaussian block. This process is repeated the addressing of the blocks, if it is completed then goes to state 2 if not it returns to state 1. States 2 and 3 represent two late cycles to synchronize system signal. After that, it goes to state 4 where the machine puts the rd-v signal to zero in order to stop the addressing of the two memories and goes to state 5. In the state 5, the machine tests the SoP-fait signal, if it is equal to zero then it returns to the same state, if not it stored the value of SoP-in a table. After that, it increments the counter one " i " or " j " in order to read a new block, if " i " is different to the (length of size image −1) and " j " is different (width of size image −1) then returns to 
4) Convolution Module
Convolution module focuses on the calculation of the sum of products (SoP) between pixels in BRAM1 and BRAM2 for a window of 3 by 3. Equation  5 depicts an example of the convolution module between Gaussian mask integer and matrix 3×3 from input image.
IV. HARDWARE OPTIMIZATION OF CONVOLUTION
MODULE
The main operation in the convolution module is the multiplication.
A. Convolution module using standard method
Signal multiplication of 3 × 3 image by 3 × 3 mask will be done. Multiplier input values are loaded into the RAM block addresses port registers (the outputs of the RAM blocks (BRAM1 and BRAM2) are the inputs of the multiplier). One multiplication is completed in one clock cycle, thus the other 9 multiplications will take 9 clock cycles. The partial product of each multiplication will be summed to obtain the final result. The final result of the multipliers will be stored also in RAM blocks (BRAM 3).
B. Convolution module using FPGA multiplier
FPGA devices have dedicated architectural features that make it easy to implement high performance multipliers. FPGA devices feature embedded high-performance multiplieraccumulators (MACs) in dedicated Digital Signal Processor (DSP) blocks. For high performance applications, DSP blocks can speedup different operations. Embedded multiplier blocks using DSP will be used in our Gaussian filter for low cost and (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 7, No. 7, 2016 516| P a g e www.ijacsa.thesai.org speedup smoothing image. These multipliers are implemented in a combination of DSP blocks or embedded multipliers and logic resources. DSP is a multiplication-intensive technology and to achieve high speeds, these multiplication operations must be accelerated. The base of many DSP algorithms is multiplication. In this operation, each element of the multiplier is multiplied by each bit of the multiplicand. Then, the partial product of each multiplication is accumulated according to the weight of the partial product, where the weight indicates the location of a bit corresponding to other bits.
• Multiplication: Multiple memory blocks produce one multiplication result every clock cycle. This mode is useful for high-speed data scaling.
• Sum of multiplication: One memory block or group of memory blocks produces the sum of multiplication results.
C. Convolution module using real multiplier
From a practical point of view, using floating point multiplications to calculate the convolution can consumes considerable hardware resources but it offers more precision and a good smoothing of the input image. In this section, we will present the used multiplier proposed in [13] . Hence, if we want to multiply real coefficients like this example: a = 3, 14 and b = 4, 15. We may first define α a and α b which are number of terms after comma. In our example: α a = 2 and α b = 2. And, we divide a and b into two parts: 
V. EXPERIMENTAL RESULTS
In this section, simulations and implementation results will be discussed.
A. Performance Measures
The Peak Signal to Noise Ratio (PSNR) is the most used parameter to evaluate image quality in the literature [11] , [17] - [20] , [22] . PSNR value can be computed by comparing two images which are original image and filtered image. The PSNR was used to measure the image quality. A higher PSNR value indicates that the filtered image contains better image quality. The PSNR has been calculated as follows; P SN R = 10 log 10 ( 255
Where, MSE is the Mean Square Error (equation 4) between the original image (I1(m,n) ) and the filtered image ( I2(m,n)), with, m and n are pixels of image M N.
B. Simulation results in MATLAB and VHDL
In this section, simulation and implementation results will be done. Figure 6 presents the filtered image by two tools which are MATLAB and ModelSim-SE (VHDL).' The kernel size 3 × 3 will be conserved and sigma values will be changed in order to see their impact in the filtered image. Figure 7, 8 and 9 illustrate the filtered image by the software (MATLAB) and hardware (VHDL) implementations. We can deduce that the blurring effect increases proportional to the sigma value (respectively 0.5, 1 and 1.5).
For different sigma values, Table I resumes the corresponding PSNR of images (in both VHDL and MATLAB). Applications, Vol. 7, No. 7, 2016 517| P a g e www.ijacsa.thesai.org For sigma equal 0.5, we observe that the PSNR (VHDL) obtains better result compared to PSNR (MATLAB). So, when increase sigma, the PSNR value of MATLAB and VHDL are decreased. Figure 10 shows the comparison between PSNR values both resulting image in MATLAB and VHDL.
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Normally, if PSNR value is more than 40 dB, this is an indication that the quality of the image is good. But, if the image is mean quality, the PSNR value is less than 30 db which is the case of our selected image. We note that when we vary the sigma value the effect of smoothing increase and the PSNR decrease. Vol. 7, No. 7, 2016 518| P a g e www.ijacsa.thesai.org The proposed design has been implemented on Xilinx VirtexV device. In the proposed work, Gaussian design is generic, thus it can be upgraded to any size without an appreciable increase in the hardware. Hence, the functional modules are control module, BRAM, multiplier and adder. Here, experiments are performed on image of size 8 × 8 using 2D Gaussian mask of 3×3. The simulation results of convolution are shown in Figure  11 and device utilization summary of the implementation is given in Table II , III, and IV. Figure 11 presents the addressing of the two blocks (BRAM1 et BRAM2) and the result obtained by calculation the Sum of Products (SoP) between pixels in BRAM1 and BRAM2 using VHDL tool. Comparing our results to those in [5] , we note that we decrease the number of slice registers by 44.3% and by 65.5% compared to [23] . Table III compares the results of both fixed point arithmetic and floating point arithmetic. As we can see, we decrease the number of slice registers and slice LUTs comparing to [12] .
In addition, we note that floating arithmetic uses more than fixed one but still little compared to the state of the art and we should not forget that it gives more precision to filtered image. [12] 135 209 Float Arithmetic [12] 151 5052
If we increase kernel size we obtain results in Table IV . As we can see, kernel size have a big influence in design performances so that area occupation increase by the increase of kernel size. Our results outperform those in [12] in term of slices registers and LUTs by 6% and 15% for fixed arithmetic using kernel size [3 × 3] . For floating arithmetic and [3 × 3] kernel size, the area use decrease by 8% and 39% in term of slices registers and LUTs. It is the same to the other kernel sizes.
VI. CONCLUSION
Hardware implementation of the Gaussian filter is faster than software one. Thus, using FPGA we are able to process the filtering at the same time of reading the image. In this paper, we have presented the implementation of two-dimensional convolution on a Xilinx VirtexV FPGA platform based on a state machine. We implemented Gaussian filters with different sigma values. Then we optimized the proposed architecture using different multipliers. At the first, we used the standard multiplication "×" used in VHDL language. Then we explored FPGA features and DSP blocks. Finally, we introduced floating point arithmetic. Performances and results show that area and resources utilization decrease specially when using DSP and BRAM of FPGA. Also, speed increase comparing to the other solutions. By using floating point arithmetic the image has more precision and result seems to be is better.
